The system of claim 3 wherein said matrix arithmetic operations include operations on Cholesky factors, said rotation stages include means for storing Cholesky factor data and means for performing circular/hyperbolic rotations, and said packet types include Cholesky update packets and Cholesky downdate packets, and wherein said array cells comprise means responsive to said Cholesky update packet for zeroing out a leading data element and updating said stored Cholesky factor data, and means responsive to said Cholesky downdate factor to cause said cells to perform circular/hyperbolic rotations on data and downdate said stored Cholesky data.8.
The system of claim 3 wherein said packet types include a constraint vector packet, said constraint vector packet type including constraint vector data used by said array in performance of said matrix arithmetic operations.9.
A programmable processor system for performing extremely high throughput matrix arithmetic operations on linear systems of equations in real time, said processor system comprising a linear systolic array of computation cells, each cell comprising a plurality of vector rotation stages, and programmable means responsive to configuration data to configure respective cells according to said configuration data, said configuration data determining which cells are operational during said matrix arithmetic operations, where in said linear array is programmable in operational cell length, wherein said computation cells are programmably arranged in a folded arrangement wherein data is passed successively through a programmable under of said cells in a first direction and back through said cells in a second direction in a time interleaved manner, and wherein said cells further include programmable latency delay means for delaying transfer of data between cells in order to achieve proper interleaving of said data for different operational array lengths, said configuration data further includes latency programming data, said programmable latency delay means responsive to said latency programming data to set said delay means in accordance with said latency programming data.2.
The system of claim 1 wherein data connections between adjacent ones of said computation cells are local connections, wherein said system does not require a global data bus interconnecting said computation cells.3.
The system of claim 14 wherein data connections between adjacent ones of said computation cells comprising said processor array are local connections, wherein said processor array does not require a global data bus interconnecting said computation cells.17.